Search



Categories

News

Videos

Underground

Vblogs

Hacking Challenges

FPGA MD5 Cracker

June 16th, 2009 by Patchy
For my Digital Systems Laboratory (ECE 385) at the University of Illinois I had to do a final project using a field-programmable gate array (FPGA). My partner and I designed a hardware implementation of the MD5 algorithm and used it to crack MD5 password hashes. A FPGA allows you to prototype large digital circuits by utilizing a hardware description language such as VHDL. The FPGA enabled us to create a large hardware system dedicated to cracking MD5 Passwords. The FPGA we used was the Altera DE2 Development Board with the Cyclone II chip, and we were able to fit sixteen parallel MD5 Cracking units onto the FPGA. Each unit is able to produce a MD5 hash in 68 clock cycles, and since the FPGA has a clock rate of 50 MHz this system is able to produce over 44 million hashes a minute. The MD5 hash is inputted by the user through a keyboard, and if the system finds a match, the clear text password is displayed on a VGA monitor. Full Scale Video Here
Download Here
Download FPGA MD5 Cracker Project Files

Posted in Vblog | 8 Comments »

8 Responses

  1. MarianG Says:

    That thing ROCKS.
    I have only one question.
    Are you guys going to improve it?
    * Change the board to fit more Cracking units;
    * …

  2. overide Says:

    cool project

  3. Patchy Says:

    @MarianG: This is the third revision of this project. The first version only fit two cracking units, then 8 units. I wanted to use two or more boards but I only had 4 weeks to do the project. I probably won’t expand the project anymore unless I can get a much better FPGA because the Cyclone II just doesn’t have a fast enough clock rate or enough space to be able to compete with a GPU.

  4. XSSer Says:

    hey pathcy i need to get talk to u

  5. ssaadd Says:

    hi, i hv a question, can we use other boards like “xilinx spartan 3 xc3s200″? reply soon plzzzz.

  6. Patchy Says:

    Since it is programmed in VHDL it should work on a xilinx FPGA, but I do not know if that FPGA has the proper amount of space to fit the project.

  7. xkyve Says:

    Wouldn’t it be possible to use an external clock signal? 75 or 100 MHz

  8. HashHack Says:

    Wow i love it, i built an MD5 cracker algorithm that lead me to build http://www.hashhack.com , but its still slow compared to a hardware cracker, how long did it take you to build ?

You must be logged in to leave a comment.